Abstract-10 kV, 2 A SiC p-i-n diodes have been designed and fabricated. The devices feature excellent stability of forward characteristics and robust junction termination with avalanche capability of 1 J. The fabricated diodes have been electrically evaluated with respect to dynamic ON-state voltage, reverse recovery behavior, bipolar stability, and avalanche capability. More than 60% reduction of losses has been demonstrated using newly developed 10-kV p-i-n diodes in a multikilowatt high voltage, high-frequency dc/dc soft-switching converter.
T HE vision of future society encompasses integration of power electronics, SiC, and ICT technologies in the structure and management of multifaceted smart total electric energy system based on renewable energy sources. Some of the elements of future energy system are electric energy generation, distribution and storage facilities, industrial infrastructure, mass transportation systems, e-mobility, intelligent houses, and data servers [1] .
SiC offers significant system advantages in many applications providing high energy efficiency, compactness, and higher temperature operation. Furthermore, SiC makes it possible to extend the voltage range of unipolar devices >3.3 kV. However, in the higher voltage range, bipolar SiC devices have to be used. In the case of high-voltage bipolar devices, the main challenges have been bipolar degradation, high enough carrier lifetime for the design voltage, and robustness of junction termination (avalanche capability).
Concerning the carrier lifetime, the minimum required lifetime values are ∼2, 5, and 10 µs for the 10, 15, and 20-kV devices, respectively [2] . The breakthrough developments took place during recent years with respect to carrier lifetime enhancement [3] , [4] , however, the other challenges remain [5] . For switching applications, also the dynamic ON-state voltage needs to be considered.
In many applications of power electronic converters, efficiency and size are important figures of merit. Low losses in the power semiconductors as well as high-frequency operation are important factors to obtain compact and highly efficient converters. The application considered in this paper is the high-voltage rectifier in off-line industrial dc power supplies with power ratings in the range of 50-150 kW and output voltage ratings of 60-125 kV. The switching frequency is typically 20-40 kHz. Using modern silicon IGBTs and diodes in the low voltage part of the converter, power efficiencies of 95% can be obtained. In [6] , active SiC switches (MOSFET, JFET, and BJT) were evaluated in the context of the targeted application. It was shown that the potential loss reduction when compared with Si IGBTs is in the range of 60%-90%.
In this paper, a thorough evaluation of fabricated 10-kV p-i-n diodes is done from the application requirements point of view. The main purpose of this paper is to provide an experimental evaluation of a SiC p-i-n (10 kV, 2 A) diode in a resonant soft-switching industrial power supply. The aim of the evaluation is to compare the power losses when using SiC rectifiers to those of a state-of-the-art silicon-based design typically used in actual application. In addition, the application requirements in soft-switching high-voltage power supplies are illuminated.
II. DEVICE DESIGN AND FABRICATION

A. Diode Structure and Fabrication Process
SiC p-i-n rectifiers with 3 mm × 3 mm chip size (active anode area = 0.79 mm 2 ) were fabricated on 110-µm thick, 7.5 × 10 14 cm −3 doped n-type 4H-SiC epilayers. The epilayers were grown starting with a 15-µm-thick buffer layer on top of 4°off-axis 100 mm in diameter SiC substrates from SiCrystal. The purpose of this buffer layer is the conversion of basal plane dislocations (BPDs) into threading edge dislocations (TEDs) to avoid bipolar degradation of the fabricated diodes. C implantation to the total dose of 1×10 15 was performed on some of the wafers followed by a 2-h hightemperature anneal at 1600°C for lifetime enhancement [3] . The wafers were polished prior to the p-type epigrowth removing roughly 13 µm by chemical mechanical polishing (CMP). The p-emitter layer was 2.2-µm thick and Al doped to 2 × 10 19 cm −3 . The top contact layer was 0.5-µm thick and Al doped to 5 × 10 19 cm −3 . The p-type layers were mesa etched with an angle of 45°using photoresist reflow in two steps. Two types of multizone edge terminations were provided with a total width of 500 and 600 µm, respectively. The inner part (zone in) of the junction termination consisted of one wide ring and outer part (zone out) consisted of 60 concentric rings with nonequidistant spacings and varying width. Two different implantation doses were applied in the inner part of the edge termination, 2×10 12 and 5×10 12 cm −2 , respectively. The outer patterned zone received a dose of 1.37×10 13 cm −2 . A p+ contact implantation was applied in the area of the anode contact using five energies and a total Al dose of 1.5×10 15 cm −2 creating a 0.4-µm deep box profile with a top concentration of 5 × 10 19 cm −3 . Implantations were followed by a 1600°C activation step with a carbon cap. Ni silicidebased ohmic contacts were formed both to the p+ anode and n+ cathode layers. TiW/Ni/Ag metallization was used for the top and bottom metallizations. Surface passivation and isolation was provided by a 40-nm-thick thermal N 2 O oxide, 1-µm-thick deposited LTO oxide, and ∼6-µm-thick polyimide layer. After on-wafer testing, selected dies were packaged for dedicated high current, switching, and long-term stability measurements as well as for the further tests in the application. In total, over 1500 dies have been available for the evaluation, including ∼1000 packaged dies. Fig. 1 shows the schematic cross section of the fabricated diode and main structural features of the design and Fig. 2 shows the two major diode layouts. The anode emitter diameter of circular diode is 1 mm. The square diode is 1-mm wide and anode emitter corner radius is 200 µm. The major process steps of the eight mask process and main features of the design are further summarized in Table I . The encapsulated devices are shown in Fig. 3 .
B. Junction Termination
The principle of the junction termination design used in this paper has been described and published earlier [7] [8] [9] [10] [11] . Fig. 8(a) shows the measurement results of the static forward voltage characteristics on a large number of encapsulated diodes from the same wafer that has undergone the lifetime enhancement process by C implantation and drive-in. Fig. 8(b) shows the measurement results on diodes from a wafer that has not been C implanted for comparison. As can be seen from the figures, the effect of the lifetime-enhancement process is only minor in this case. Comparing the measurement results to simulations gives a rough estimation of the lifetime value in the fabricated diodes to be of the order of 2 µs [12] . The simulation results are shown in Fig. 9 . The theoretical curves are based on the assumption of homogeneous lifetime equal 2 µs in the whole drift region. Reduced carrier lifetime value of 0.1 µs was used in the highly doped n-type (buffer and substrate) and p-type (p emitter and contact p+) layers. No attempt has been done to include effect of the contact resistances. Fig. 10 .
III. EVALUATION
A. Static Forward Characteristics
Dynamic I -V characteristics with 5-µs long half sin pulse (measurement). Dynamic I -V characteristic with 5-µs long half sin pulse (simulation). 
B. Dynamic ON-State Voltage
The data of the on die measurement of the dynamic voltage drop in the temperature range from room temperature to 225°C in a specially constructed equipment able to supply very short current pulses are shown in Fig. 10 .
In Figs Reverse characteristics and breakdown behavior measured on encapsulated diodes.
limited area of the pogo-pin contacts and relatively low pressure.
In order to evaluate the dynamic conduction losses, encapsulated diodes were made to conduct a sinusoidal current with the peak value of 2 A and frequency of 25 kHz in the industrial setup. The measurement was performed at 25°C and 125°C and results are shown in Fig. 13 . From the results, shown in Figs. 10-13, a negative temperature coefficient of the voltage drop and the effect of conductivity modulation can be observed [13] . The increase of the dynamic ON-state voltage with temperature in the initial phase of the current pulse is due to the negative temperature dependence of the diffusion constants for charge carriers (D n, p ∼ T −1.15 ), which is responsible for slower build up of the charge carrier distribution in the drift region. While the reduction of the ON-state voltage with temperature during the remaining part of the current pulse, shown in Figs. 12 and 13, is attributed to the increase of the injection efficiency of the p-emitter due to the increased activation of the p-type dopants resulting in the higher plasma level [14] . The example shows the comparison between two different layouts, as shown in Fig. 2 (circular and square) . The measurements on several diodes indicate that with the variant circular a higher blocking voltage can be obtained. The variant square has a lower blocking voltage due to the field enhancement at the corners, as expected. The sensitivity of current measurement in the analog high-voltage curve tracer is limited; however, the on-wafer measurements performed in the semiautomatic prober up to the voltage of 5 kV (equipment limitation) show leakage currents <1 × 10 −11 A.
C. Reverse Blocking Characteristics
D. Avalanche Energy
To assess robustness of the junction termination, the avalanche capability was determined. The encapsulated diodes were subjected to half sine high-voltage pulses. The top avalanche current was increased in 2-mA steps and the avalanche energy was obtained through integration of the voltage and current product over time. The diodes were measured until destruction and the critical avalanche energy was determined through extrapolation using the avalanche energy versus top avalanche current data points prior to the last destructive measurement at which direct integration is not possible. The critical avalanche energy obtained from measuring a large number of diodes from two different wafers (50 pcs) was ∼1 J. Fig. 15 shows the measured results of the forward voltage drop stability and 10 randomly selected diodes with the same design were operated for 200 h conducting a current of 0.5 A. All diodes showed stable operation and no indication of increased forward voltage drop, characteristic of bipolar degradation [5] , was observed. This result indicates that the applied buffer layer technology is efficiently converting BPDs into TEDs and prevents the p-i-n diodes from degrading during forward operation.
E. Bipolar Degradation
F. Application in Soft-Switching Power Supply
The availability of widebandgap power semiconductors offers new opportunities to reach both low losses and high conversion frequencies. In order to increase the operation frequency, resonant converter topologies are commonly used [15] , [16] . These offer soft-switching operation and integration of parasitic elements into the main circuit. Figs. 16 and 17 show a typical circuit diagram of a series loaded resonant (SLR) converter, and the current and voltage waveforms, respectively. The main circuit consists of four switches (IGBTs) in an H-bridge configuration followed by a resonant tank (LC circuit), which is connected to the primary side of a high-frequency power transformer. The secondary winding of the transformer connects to a rectifier circuit followed by an output filter (capacitance). The filtered dc voltage at the terminals of the capacitor is the output voltage of the converter.
Due to the switching frequencies of 20-40 kHz, the high-voltage rectifier is commonly built using a series connection of fast 1-kV Si diodes, resulting in several hundreds of diodes for the complete diode bridge. Therefore, the 10-kV SiC p-i-n diode offers a significant reduction of the component count in the rectifier. The SiC diodes are operated at peak currents up to 2.5 A, reverse voltages of 5-6.5 kV, and a di/dt of up to 1 A/µs. Fig. 18 compares the dynamic voltage drop of the SiC diode with that of the Si diode setup used in the present power supply design. The Si diode setup consists of 10 seriesconnected diodes, each rated at 1 kV, i.e., the new SiC diode replaces 10 series-connected Si diodes. From the oscillograms, a significant reduction of the voltage drop in the case of the SiC diode can be observed. Fig. 19 shows a comparison of the reverse recovery charge of a SiC diode measured in the application circuit, to that of a Si diode, at 25°C and 125°C. The oscillograms indicate a lower recovery for the SiC diodes, specifically at the higher temperature. The simulated reverse recovery current for a SiC diode with the fabricated design is shown in Fig. 20 at 25°C and 125°C. Increase of recovery charge with temperature is consistent with the higher plasma level leading also to the reduced ON-state voltage shown in Fig. 13 and discussed in Section III-B. Comparison of measurement and simulation indicates also an influence of capacitive elements on the recovery compared with the ideal circuit in simulations. This point has to be investigated further.
G. Energy Efficiency
In Table II , the conduction losses of the tested diodes are presented. The average loss reduction is > 60% at both room temperature and 125°C. The conduction losses are the dominant losses in this application.
IV. DISCUSSION
A. Lifetime Enhancement
As can be seen from Fig. 8 , the effect of the C implantation and drive-in on the static I -V characteristics is rather minor. The reason could be that the grown low-doped drift layers have a sufficiently high carrier lifetime to obtain conductivity modulation.
B. Blocking Voltage
There were four different designs of the edge termination among the processed devices as described in fabrication section. There were two different edge termination layouts and two different implantation doses were used in the part of the termination close to the anode emitter (zone-in). The second part of the edge termination (zone-out) received the same implantation dose in all the cases. Only minor part of the diodes achieved the designed breakdown voltage of 10 kV. Most of the diodes had a breakdown voltage of ∼8 kV. However, no major difference in robustness of the termination was measured between the diodes. It is well known that both layout and effective dose in termination have influence on the resulting breakdown voltage [17] . In this particular case, the difference in blocking was primarily due to the difference in the effective doping after activation and processing. The difference in blocking performance of the diodes with the two different layouts subjected to the same implantation dose is negligible compared with the blocking voltage difference between diodes subjected to the different implantation dose. Other factors that might have influenced the value of the breakdown voltage are surface charge due to the deep trap levels and differences in doping concentration between simulation and epitaxial drift layer. The design simulation was done under assumption of zero surface charge. However, it is well known that the surface charge influences the electric field distribution. The walkout phenomena of the order of 200 V when pulsing diodes into the avalanche regime are indicative of the existence of positive surface charge due to the deep donor states that are subsequently neutralized by hot electron injection and trapping during the measurement [18] . No attempt was made to saturate the effect. Furthermore, the final thickness of the drift layer is <100 µm due to CMP and doping obtained from C-V measurements on Schottky structures was 7.5 × 10 14 cm −3 , which is 10% higher compared with simulations.
V. CONCLUSION 10 kV, 2 A p-i-n diodes were designed, fabricated, evaluated, and tested for a soft-switching converter application.
The low ON-state voltage indicates that the grown lowdoped drift layers have a sufficiently long carrier lifetime of ∼2 µs.
A breakdown voltage close to the theoretically determined indicates proper doping concentration in the edge termination.
The demonstrated high avalanche capability of 1 J indicates a high robustness of the junction termination.
Due to the applied conversion buffer technology, the examined high-voltage SiC p-i-n diodes show no sign of bipolar degradation indicating an efficient conversion from BPDs to TEDs.
A significant loss reduction of the high-voltage rectifier of >60% in the actual resonant soft-switching converter could be achieved by replacing Si diode stacks with SiC high-voltage diodes.
Thorough investigations of the bipolar degradation over longer time and in a wider range of current densities and of the reverse recovery in the application are planned.
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